Difference between revisions of "CP1610"
(→Registers) |
|||
| (113 intermediate revisions by 54 users not shown) | |||
| Line 1: | Line 1: | ||
[[Category:CP1610]] | [[Category:CP1610]] | ||
| − | The CPU used in the Intellivision Master Component is a General Instruments CP1610. The CP1610 is a general purpose microprocessor capable of supporting 16-bit addresses and 10-bit instructions. <br/><br/> | + | The CPU used in the Intellivision [[Category:Master Component]] is a [[General Instruments]] CP1610. The CP1610 is a general purpose microprocessor capable of supporting 16-bit addresses and 10-bit instructions. <br/><br/> |
==Overview== | ==Overview== | ||
<table border> | <table border> | ||
| − | <tr><td>Clock Speed</td><td>894,886.25 Hz</td></tr> | + | <tr><td>Clock Speed</td><td>894,886.25 Hz (NTSC)<br/>1MHz (PAL/SECAM)</td></tr> |
<tr><td>Address Width</td><td>16-bit</td></tr> | <tr><td>Address Width</td><td>16-bit</td></tr> | ||
| − | <tr><td>Instruction Width</td><td>10-bit</td></tr> | + | <tr><td>Instruction Opcode Width</td><td>10-bit</td></tr> |
<tr><td>Reset Address</td><td>$1000</td></tr> | <tr><td>Reset Address</td><td>$1000</td></tr> | ||
<tr><td>Interrupt Address</td><td>$1004</td></tr> | <tr><td>Interrupt Address</td><td>$1004</td></tr> | ||
| − | <tr><td>Flags</td><td>S, Z, O, C, I, D | + | <tr><td>[[#Flags|Flags]]</td><td>S, Z, O, C, I, D</td></tr> |
| − | <tr><td>Registers</td><td>R0 | + | <tr><td>[[#Registers|Registers]]</td><td>Eight 16-bit Registers, R0-R7</td></tr> |
| − | |||
| − | |||
</table> | </table> | ||
<br/> | <br/> | ||
==General Behavior== | ==General Behavior== | ||
| − | The R7 register behaves as program counter for the CP1610. On the Intellivision, the CP1610 initializes R7 to the value $1000. The CP1610 then reads, decodes, and executes the opcode at the location reference by R7 and the increments R7 to the next instruction. | + | The R7 register behaves as program counter for the CP1610. On the Intellivision, the CP1610 initializes R7 to the value $1000. The CP1610 then reads, decodes, and executes the opcode at the location reference by R7 and the increments R7 to the next instruction. Although most opcodes are only one memory location in length (one 10-bit value or "decle"), a few opcodes stretch to two or three memory locations, causing R7 to increment by more than a single value in order to find the next instruction to execute. The CP1610 repeats this behavior indefinitely, or until a HLT instruction is read.<br/><br/> |
| − | + | The processor also receives hardware interrupts from the [[STIC]] which occur once per screen refresh and cause the CP1610 to jump to the interrupt subroutine located at $1004 in the [[Executive ROM]]. The STIC may also request the CP1610 temporarily halt processing to allow the [[STIC]] to perform direct memory accesses.<br/><br/> | |
==Flags== | ==Flags== | ||
| Line 26: | Line 24: | ||
<tr><td>C</td><td>[[Carry Flag]]</td><td>If set, indicates that the previous operation resulted in unsigned integer overflow.</td></tr> | <tr><td>C</td><td>[[Carry Flag]]</td><td>If set, indicates that the previous operation resulted in unsigned integer overflow.</td></tr> | ||
<tr><td>Z</td><td>[[Zero Flag]]</td><td>If set, indicates that the previous operation resulted in zero.</td></tr> | <tr><td>Z</td><td>[[Zero Flag]]</td><td>If set, indicates that the previous operation resulted in zero.</td></tr> | ||
| − | <tr><td>O</td><td>Overflow Flag</td><td>If set, indicates that the previous operation gave a signed result that is inconsistent with the signs of the source operands. (Signed overflow.)</td></tr> | + | <tr><td>O</td><td>[[Overflow Flag]]</td><td>If set, indicates that the previous operation gave a signed result that is inconsistent with the signs of the source operands. (Signed overflow.)</td></tr> |
| − | <tr><td>I</td><td>Interrupt Enable Flag</td><td>If set, allows the INTRM line to trigger an interrupt, causing the CPU to jump to the interrupt subroutine located in the Executive ROM at $1004.</td></tr> | + | <tr><td>I</td><td>[[Interrupt Enable Flag]]</td><td>If set, allows the INTRM line to trigger an interrupt, causing the CPU to jump to the interrupt subroutine located in the Executive ROM at $1004.</td></tr> |
| − | <tr><td>D</td><td>Double Data Flag</td><td>If set, it causes the next | + | <tr><td>D</td><td>[[Double Byte Data Flag]]</td><td>If set, it causes the next instruction to read a 16-bit operand with two 8-bit memory accesses, if it supports it.</td></tr> |
</table><br/> | </table><br/> | ||
Special notes: | Special notes: | ||
| − | * The S, C, Z, and O flags are directly visible to the programmer via the GSWD instruction. The I and D flags are internal to the CPU, and not visible directly visible to the programmer. | + | * The S, C, Z, and O flags are directly visible to the programmer via the [[GSWD]] instruction. The I and D flags are internal to the CPU, and not visible directly visible to the programmer. |
| − | * The C and O flags serve a secondary purpose for the shift and rotate instructions. The SLLC, SARC, RLC and RRC use the C and O flags to store bits that get "shifted away." Also, the RLC and RRC instructions "shift in" the bits stored in C and O. | + | * The C and O flags serve a secondary purpose for the shift and rotate instructions. The [[SLLC]], [[SARC]], [[RLC]] and [[RRC]] use the C and O flags to store bits that get "shifted away." Also, the [[RLC]] and [[RRC]] instructions "shift in" the bits stored in C and O. |
| − | * The S flag takes on a special role also with the shift instructions. The SWAP, SLR, SAR, SARC and RRC instructions set the S flag based on bit 7 of the result, rather than bit 15. | + | * The S flag takes on a special role also with the shift instructions. The [[SWAP]], [[SLR]], [[SAR]], [[SARC]] and [[RRC]] instructions set the S flag based on bit 7 of the result, rather than bit 15.<br/><br/> |
==Signal Pins== | ==Signal Pins== | ||
| Line 42: | Line 40: | ||
<td>A high-to-low transition on this pin causes the CPU to take an interrupt if interrupts are enabled. If the signal transitions back to the "high" state prior to taking the interrupt, the CPU will ignore the interrupt.</td><td>Connects to the SR1 output pin on the STIC. The STIC signals [[VBlank Interrupt]] to the CP1610 on this pin, and the CP1610 jumps to the interrupt vector at $1004 after the next interruptible instruction.</td></tr> | <td>A high-to-low transition on this pin causes the CPU to take an interrupt if interrupts are enabled. If the signal transitions back to the "high" state prior to taking the interrupt, the CPU will ignore the interrupt.</td><td>Connects to the SR1 output pin on the STIC. The STIC signals [[VBlank Interrupt]] to the CP1610 on this pin, and the CP1610 jumps to the interrupt vector at $1004 after the next interruptible instruction.</td></tr> | ||
<tr><td>INTR</td><td>INTerrupt Request.</td><td>Input</td> | <tr><td>INTR</td><td>INTerrupt Request.</td><td>Input</td> | ||
| − | <td>A high-to-low transition on this pin causes the CPU to take an interrupt, | + | <td>A high-to-low transition on this pin causes the CPU to take an interrupt, regardless of whether interrupts are enabled.</td><td>The Intellivision leaves this signal tied to +5v (deasserted).</td></tr> |
<tr><td>BUSRQ</td><td>BUS ReQuest.</td><td>Input</td> | <tr><td>BUSRQ</td><td>BUS ReQuest.</td><td>Input</td> | ||
<td>A high-to-low transition on this pin requests that the CPU halt so that something else may access the bus.</td> | <td>A high-to-low transition on this pin requests that the CPU halt so that something else may access the bus.</td> | ||
| Line 61: | Line 59: | ||
<tr><td>PCIT</td><td>Program Counter Inhibit/Trap.</td><td>Bidirectional.</td> | <tr><td>PCIT</td><td>Program Counter Inhibit/Trap.</td><td>Bidirectional.</td> | ||
<td>External hardware can prevent the CPU from incrementing the program counter by asserting this signal. The SIN instruction generates a pulse on this line.</td><td> The Intellivision leaves this signal tied to +5v (deasserted) through a resistor.</td></tr> | <td>External hardware can prevent the CPU from incrementing the program counter by asserting this signal. The SIN instruction generates a pulse on this line.</td><td> The Intellivision leaves this signal tied to +5v (deasserted) through a resistor.</td></tr> | ||
| − | <tr><td>STPST</td><td>SToP-STart.</td><td>Input</td><td>Stops or starts the execution of the CPU whenever it sees a high-to-low transition.</td><td>The Intellivision leaves this signal tied to +5v.</td></tr> | + | <tr><td>STPST</td><td>SToP-STart.</td><td>Input</td><td>Stops or starts the execution of the CPU whenever it sees a high-to-low transition. Can restart the CPU after a [[HLT]] instruction.</td><td>The Intellivision leaves this signal tied to +5v.</td></tr> |
| − | <tr><td>HALT</td><td>HALTed.</td><td>Output</td><td>Indicates the CPU halted.</td><td>The | + | <tr><td>HALT</td><td>HALTed.</td><td>Output</td><td>Indicates the CPU halted, either due to STPST or a [[HLT]] instruction.</td><td>The Intellivision leaves this signal unconnected.</td></tr> |
<tr><td>BDRDY</td><td>Bus Data ReaDY.</td><td>Input</td><td>When deasserted, it causes the CPU to wait for data to become available on the bus, effectively inserting wait states.</td><td>The Intellivision leaves this signal unconnected, and thus has no notion of wait states.</td></tr> | <tr><td>BDRDY</td><td>Bus Data ReaDY.</td><td>Input</td><td>When deasserted, it causes the CPU to wait for data to become available on the bus, effectively inserting wait states.</td><td>The Intellivision leaves this signal unconnected, and thus has no notion of wait states.</td></tr> | ||
| − | </table><br/> | + | </table><br/><br/> |
==Interruptibility== | ==Interruptibility== | ||
| − | Each CP1610 opcode is considered either "interruptible" or "not interruptible". The interruptibility of an opcode determines whether or not the CP1610 checks the status of INTRM and BUSRQ after executing that instruction, and prior to executing the next. The CP1610 will | + | Each CP1610 opcode is considered either "interruptible" or "not interruptible". The interruptibility of an opcode determines whether or not the CP1610 checks the status of INTRM and BUSRQ after executing that instruction, and prior to executing the next. The CP1610 will check for an interrupt request signaled via INTRM only if <strong>both</strong> the [[Interrupt Enable Flag]] flag is set <strong>and</strong> previous instruction was an interruptible instruction. It is important to understand that the [[Interrupt Enable Flag]] and the interruptibility of each opcode are completely separate functions and both work together to control when the CP1610 accepts interrupts on the INTRM line. For more information on interrupts, see the [[VBlank Interrupt]] topic.<br/><br/> |
| − | Similarly, the | + | Similarly, the [[STIC]] only asserts BUSRQ to the CP1610 for 114 CP1610 clock cycles (on NTSC systems). The [[Interrupt Enable Flag]] does not affect the CPU's ability to respond to this bus request. Non-interruptible instructions, however, do. Thus, if a program contains an extended sequence of non-interruptible instructions, the CPU will not halt in time for the [[System RAM]] to prepare the next row of display cards. Instead, the machine will duplicate the previous row and push the rest of the display down. It appears that the CPU must halt within about 57 cycles of |
| + | BUSRQ first being asserted in order to prevent display glitches.<br/><br/> | ||
==Registers== | ==Registers== | ||
| Line 75: | Line 74: | ||
<table border> | <table border> | ||
| − | <tr>< | + | <tr><th colspan=2>Register Name</th><th>Description</th></tr> |
| − | <tr>< | + | <tr><th colspan=2>R0</th><td>General Purpose.</td></tr> |
| − | <tr>< | + | <tr><th colspan=2>R1</th><td>General Purpose.</td></tr> |
| − | <tr>< | + | <tr><th colspan=2>R2</th><td>General Purpose.</td></tr> |
| − | <tr>< | + | <tr><th colspan=2>R3</th><td>General Purpose.</td></tr> |
| − | <tr>< | + | <tr><th colspan=2>R4</th><td>General Purpose. Auto-increments on indirect reads and writes.</td></tr> |
| − | <tr>< | + | <tr><th colspan=2>R5</th><td>General Purpose. Auto-increments on indirect reads and writes.</td></tr> |
| − | <tr>< | + | <tr><th>R6</th><th>SP</th><td>Stack Pointer. Auto-increments on indirect reads. Auto-decrements on indirect writes.</td></tr> |
| + | <tr><th>R7</th><th>PC</th><td>Program Counter. Auto-increments on indirect reads and writes.</td></tr> | ||
</table> | </table> | ||
| − | <br/><br/> | + | <br/> |
| + | The names "SP" and "PC" are assembler aliases for "R6" and "R7," respectively. They may be used interchangeably. | ||
| + | |||
| + | ==Addressing Modes== | ||
| + | The CP1610 supports several addressing modes. Click on any of the addressing modes below for more information.<br/> | ||
| + | <table border> | ||
| + | <tr><td>[[Implied Mode|Implied]]</td><td>The opcode's inputs or outputs are implied by the opcode itself.</td></tr> | ||
| + | <tr><td>[[Register Mode|Register]]</td><td>The value to be read or written is contained in one or more registers. No memory access are required to execute Register-mode opcodes.</td></tr> | ||
| + | <tr><td>[[Direct Mode|Direct]]</td><td>The address of the value to be read or written is specified by the value immediately following the address of the opcode.</td></tr> | ||
| + | <tr><td>[[Immediate Mode|Immediate]]</td><td>The address of the value to be read or written is the address immediately following the opcode. Note that immediate mode addressing is really just Indirect addressing using the R7 register.</td></tr> | ||
| + | <tr><td>[[Indirect Mode|Indirect]]</td><td>The address of the value to be read or written is contained in one of the registers.</td></tr> | ||
| + | <tr><td>[[Stack Mode|Stack]]</td><td>This [[Indirect Mode]] through R6, the stack pointer.</td></tr> | ||
| + | </table><br/><br/> | ||
==Instruction Set== | ==Instruction Set== | ||
| − | Below is a detailed breakdown of all the opcodes available as a part of the CP1610 instruction set. | + | Below is a detailed breakdown of all the opcodes available as a part of the CP1610 instruction set. Click on each opcode for more information. Also, you might look at the original [[GI Instruction Set Reference]], which is a handy (if occasionally incomplete or inaccurate) guide.<br/><br/> |
| + | |||
<table border width=100%> | <table border width=100%> | ||
| − | <tr><th width=1%>Range</th><th | + | <tr><th width=1% rowspan=2>Range</th><th rowspan=2>Instruction</th><th rowspan=2>Mnemonic(s)</th><th width=1% rowspan=2>Cycles</th><th rowspan=2>Interruptible</th><th colspan=5>Input Flags</th><th colspan=6>Output Flags</th></tr> |
| − | <tr>< | + | |
| − | < | + | <tr><th>S</th><th>Z</th><th>O</th><th>C</th><th>D</th><th>S</th><th>Z</th><th>O</th><th>C</th><th>I</th><th>D</th></tr> |
| − | <tr><td>$ | + | |
| − | < | + | <tr><td>$0000</td><td>[[HLT|Halt]]</td><td>[[HLT]]</td><td>NA</td><td>No</td><td colspan=5></td><td colspan=6></td></tr> |
| − | < | + | |
| − | <tr><td>$ | + | <tr><td>$0001</td><td>[[SDBD|Set Double Byte Data]]</td><td>[[SDBD]]</td><td>4</td><td>No</td><td colspan=5><td colspan=5></td><td>D</td></tr> |
| − | + | ||
| − | < | + | <tr><td>$0002</td><td>[[EIS|Enable Interrupt System]]</td><td>[[EIS]]</td><td>4</td><td>No</td><td colspan=5><td colspan=4></td><td>I</td><td></td></tr> |
| − | <tr><td | + | |
| − | <tr><td> | + | <tr><td>$0003</td><td>[[DIS|Disable Interrupt System]]</td><td>[[DIS]]</td><td>4</td><td>No</td><td colspan=5><td colspan=4></td><td>I</td><td></td></tr> |
| − | <tr><td> | + | |
| − | <tr><td> | + | <tr><td rowspan=6>$0004</td><td rowspan=6>[[Jump]]</td><td>[[J]]</td><td>12</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> |
| − | <tr><td> | + | |
| − | <tr><td> | + | <tr><td>[[JE]]</td><td>12</td><td>Yes</td><td colspan=5><td colspan=4></td><td>I</td><td></td></tr> |
| − | <tr><td>$ | + | <tr><td>[[JD]]</td><td>12</td><td>Yes</td><td colspan=5><td colspan=4></td><td>I</td><td></td></tr> |
| − | <tr><td>$ | + | <tr><td>[[JSR]]</td><td>12</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> |
| − | < | + | <tr><td>[[JSRE]]</td><td>12</td><td>Yes</td><td colspan=5><td colspan=4></td><td>I</td><td></td></tr> |
| − | + | <tr><td>[[JSRD]]</td><td>12</td><td>Yes</td><td colspan=5><td colspan=4></td><td>I</td><td></td></tr> | |
| − | <tr><td>$ | + | |
| − | < | + | <tr><td>$0005</td><td>[[TCI|Terminate Current Interrupt]]</td><td>[[TCI]]</td><td>4</td><td>No</td><td colspan=5><td colspan=6></td></tr> |
| − | < | + | |
| − | <tr><td>$ | + | <tr><td>$0006</td><td>[[CLRC|Clear Carry]]</td><td>[[CLRC]]</td><td>4</td><td>No</td><td colspan=5><td colspan=3></td><td>C</td><td colspan=2></td></tr> |
| − | <tr><td>$ | + | |
| − | + | <tr><td>$0007</td><td>[[SETC|Set Carry]]</td><td>[[SETC]]</td><td>4</td><td>No</td><td colspan=5><td colspan=3></td><td>C</td><td colspan=2></td></tr> | |
| − | <tr><td>$ | + | |
| − | < | + | <tr><td>$0008-$000F</td><td>[[INCR|Increment Register]]</td><td>[[INCR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> |
| − | <tr><td>$ | + | |
| − | < | + | <tr><td>$0010-$0017</td><td>[[DECR|Decrement Register]]</td><td>[[DECR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> |
| − | <tr><td>$ | + | |
| − | <tr><td>$ | + | <tr><td>$0018-$001F</td><td>[[COMR|Complement Register]]</td><td>[[COMR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> |
| − | <tr><td>$ | + | |
| − | < | + | <tr><td>$0020-$0027</td><td>[[NEGR|Negate Register]]</td><td>[[NEGR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> |
| − | + | ||
| − | <tr><td>$ | + | <tr><td>$0028-$002F</td><td>[[ADCR|Add Carry to Register]]</td><td>[[ADCR]]</td><td>6</td><td>Yes</td><td colspan=3></td><td>C</td><td></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> |
| − | + | ||
| − | <tr><td>$ | + | <tr><td>$0030-$0033</td><td>[[GSWD|Get the Status Word]]</td><td>[[GSWD]]</td><td>6</td><td>Yes</td><td>S</td><td>Z</td><td>O</td><td>C</td><td></td><td colspan=6></td></tr> |
| − | < | + | |
| − | <tr><td>$ | + | <tr><td>$0034-$0035</td><td>[[NOP|No Operation]]</td><td>[[NOP]]</td><td>6</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> |
| − | < | + | |
| − | <tr><td>$ | + | <tr><td>$0036-$0037</td><td>[[SIN|Software Interrupt]]</td><td>[[SIN]]</td><td>6</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> |
| − | + | ||
| − | <tr><td>$ | + | <tr><td>$0038-$003F</td><td>[[RSWD|Return Status Word]]</td><td>[[RSWD]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> |
| − | + | ||
| − | <tr><td>$ | + | <tr><td>$0040-$0047</td><td>[[SWAP|Swap Bytes]]</td><td>[[SWAP]]</td><td>6/8</td><td>No</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> |
| − | < | + | |
| − | <tr><td>$ | + | <tr><td>$0048-$004F</td><td>[[SLL|Shift Logical Left]]</td><td>[[SLL]]</td><td>6/8</td><td>No</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> |
| + | |||
| + | <tr><td>$0050-$0057</td><td>[[RLC|Rotate Left through Carry]]</td><td>[[RLC]]</td><td>6/8</td><td>No</td><td colspan=2></td><td>O</td><td>C</td><td></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0058-$005F</td><td>[[SLLC|Shift Logical Left through Carry]]</td><td>[[SLLC]]</td><td>6/8</td><td>No</td><td colspan=2></td><td>O</td><td>C</td><td></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0060-$0067</td><td>[[SLR|Shift Logical Right]]</td><td>[[SLR]]</td><td>6/8</td><td>No</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$0068-$006F</td><td>[[SAR|Shift Arithmetic Right]]</td><td>[[SAR]]</td><td>6/8</td><td>No</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$0070-$0077</td><td>[[RRC|Rotate Right through Carry]]</td><td>[[RRC]]</td><td>6/8</td><td>No</td><td colspan=2></td><td>O</td><td>C</td><td></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0078-$007F</td><td>[[SARC|Shift Arithmetic Right through Carry]]</td><td>[[SARC]]</td><td>6/8</td><td>No</td><td colspan=2></td><td>O</td><td>C</td><td></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0080-$00BF</td><td>[[MOVR|Move Register]]</td><td>[[MOVR]]</td><td>6/7</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$00C0-$00FF</td><td>[[ADDR|Add Registers]]</td><td>[[ADDR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0100-$013F</td><td>[[SUBR|Subtract Registers]]</td><td>[[SUBR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0140-$017F</td><td>[[CMPR|Compare Registers]]</td><td>[[CMPR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0180-$01BF</td><td>[[ANDR|And Registers]]</td><td>[[ANDR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$01C0-$01FF</td><td>[[XORR|Xor Registers]]</td><td>[[XORR]]</td><td>6</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td rowspan=17>$0200-$023F</td><td rowspan=17>[[Branch]]</td><td>[[B]]</td><td>9</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>[[BC]]</td><td>7/9</td><td>Yes</td><td colspan=3></td><td>C</td><td></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BOV]]</td><td>7/9</td><td>Yes</td><td colspan=2></td><td>O</td><td colspan=2></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BPL]]</td><td>7/9</td><td>Yes</td><td>S</td><td colspan=4></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BEQ]]</td><td>7/9</td><td>Yes</td><td></td><td>Z</td><td colspan=3></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BLT]]</td><td>7/9</td><td>Yes</td><td>S</td><td></td><td>O</td><td colspan=2></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BLE]]</td><td>7/9</td><td>Yes</td><td>S</td><td>Z</td><td>O</td><td></td><td></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BUSC]]</td><td>7/9</td><td>Yes</td><td>S</td><td colspan=2></TD><td>C</td><td></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[NOPP]]</td><td>7</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BNC]]</td><td>7/9</td><td>Yes</td><td colspan=3></td><td>C</td><td></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BNOV]]</td><td>7/9</td><td>Yes</td><td colspan=2></td><td>O</td><td colspan=2></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BMI]]</td><td>7/9</td><td>Yes</td><td>S</td><td colspan=4></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BNEQ]]</td><td>7/9</td><td>Yes</td><td></td><td>Z</td><td colspan=3></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BGE]]</td><td>7/9</td><td>Yes</td><td>S</td><td></td><td>O</td><td colspan=2></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BGT]]</td><td>7/9</td><td>Yes</td><td>S</td><td>Z</td><td>O</td><td></td><td></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BESC]]</td><td>7/9</td><td>Yes</td><td>S</td><td colspan=2><td>C</td><td></td><td colspan=6></td></tr> | ||
| + | <tr><td>[[BEXT]]</td><td>7/9</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$0240-$0247</td><td>[[MVO|Move Out]]</td><td>[[MVO]]</td><td>11</td><td>No</td><td colspan=5></td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$0248-$026F</td><td>[[MVO@|Move Out Indirect]]</td><td>[[MVO@]]</td><td>9</td><td>No</td><td colspan=4></td><td>D</td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$0270-$027F</td><td>[[MVOI|Move Out Immediate]]</td><td>[[MVOI]]</td><td>9</td><td>No</td><td colspan=4></td><td>D</td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$0280-$0287</td><td>[[MVI|Move In]]</td><td>[[MVI]]</td><td>10</td><td>Yes</td><td colspan=5></td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$0288-$02AF</td><td>[[MVI@|Move In Indirect]]</td><td>[[MVI@]]</td><td>8/10/11</td><td>Yes</td><td colspan=4></td><td>D</td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$02B0-$02BF</td><td>[[MVII|Move In Immediate]]</td><td>[[MVII]]</td><td>8/10</td><td>Yes</td><td colspan=4></td><td>D</td><td colspan=6></td></tr> | ||
| + | |||
| + | <tr><td>$02C0-$02C7</td><td>[[ADD|Add]]</td><td>[[ADD]]</td><td>10</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$02C8-$02EF</td><td>[[ADD@|Add Indirect]]</td><td>[[ADD@]]</td><td>8/10/11</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$02F0-$02FF</td><td>[[ADDI|Add Immediate]]</td><td>[[ADDI]]</td><td>8/10</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0300-$0307</td><td>[[SUB|Subtract]]</td><td>[[SUB]]</td><td>10</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0308-$032F</td><td>[[SUB@|Subtract Indirect]]</td><td>[[SUB@]]</td><td>8/10/11</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0330-$033F</td><td>[[SUBI|Subtract Immediate]]</td><td>[[SUBI]]</td><td>8/10</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0340-$0347</td><td>[[CMP|Compare]]</td><td>[[CMP]]</td><td>10</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0348-$036F</td><td>[[CMP@|Compare Indirect]]</td><td>[[CMP@]]</td><td>8/10/11</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0370-$037F</td><td>[[CMPI|Compare Immediate]]</td><td>[[CMPI]]</td><td>8/10</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td>O</td><td>C</td><td colspan=2></td></tr> | ||
| + | |||
| + | <tr><td>$0380-$0387</td><td>[[AND|And]]</td><td>[[AND]]</td><td>10</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$0388-$03AF</td><td>[[AND@|And Indirect]]</td><td>[[AND@]]</td><td>8/10/11</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$03B0-$03BF</td><td>[[ANDI|And Immediate]]</td><td>[[ANDI]]</td><td>8/10</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$03C0-$03C7</td><td>[[XOR|Xor]]</td><td>[[XOR]]</td><td>10</td><td>Yes</td><td colspan=5></td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$03C8-$03EF</td><td>[[XOR@|Xor Indirect]]</td><td>[[XOR@]]</td><td>8/10/11</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
| + | <tr><td>$03F0-$03FF</td><td>[[XORI|Xor Immediate]]</td><td>[[XORI]]</td><td>8/10</td><td>Yes</td><td colspan=4></td><td>D</td><td>S</td><td>Z</td><td colspan=4></td></tr> | ||
| + | |||
</table> | </table> | ||
Latest revision as of 06:03, 5 August 2012
The CPU used in the Intellivision is a General Instruments CP1610. The CP1610 is a general purpose microprocessor capable of supporting 16-bit addresses and 10-bit instructions.
Contents
Overview
| Clock Speed | 894,886.25 Hz (NTSC) 1MHz (PAL/SECAM) |
| Address Width | 16-bit |
| Instruction Opcode Width | 10-bit |
| Reset Address | $1000 |
| Interrupt Address | $1004 |
| Flags | S, Z, O, C, I, D |
| Registers | Eight 16-bit Registers, R0-R7 |
General Behavior
The R7 register behaves as program counter for the CP1610. On the Intellivision, the CP1610 initializes R7 to the value $1000. The CP1610 then reads, decodes, and executes the opcode at the location reference by R7 and the increments R7 to the next instruction. Although most opcodes are only one memory location in length (one 10-bit value or "decle"), a few opcodes stretch to two or three memory locations, causing R7 to increment by more than a single value in order to find the next instruction to execute. The CP1610 repeats this behavior indefinitely, or until a HLT instruction is read.
The processor also receives hardware interrupts from the STIC which occur once per screen refresh and cause the CP1610 to jump to the interrupt subroutine located at $1004 in the Executive ROM. The STIC may also request the CP1610 temporarily halt processing to allow the STIC to perform direct memory accesses.
Flags
| S | Sign Flag | If set, indicates that the previous operation resulted in negative value, which is determined by a one (1) in bit 15 of the result. |
| C | Carry Flag | If set, indicates that the previous operation resulted in unsigned integer overflow. |
| Z | Zero Flag | If set, indicates that the previous operation resulted in zero. |
| O | Overflow Flag | If set, indicates that the previous operation gave a signed result that is inconsistent with the signs of the source operands. (Signed overflow.) |
| I | Interrupt Enable Flag | If set, allows the INTRM line to trigger an interrupt, causing the CPU to jump to the interrupt subroutine located in the Executive ROM at $1004. |
| D | Double Byte Data Flag | If set, it causes the next instruction to read a 16-bit operand with two 8-bit memory accesses, if it supports it. |
Special notes:
- The S, C, Z, and O flags are directly visible to the programmer via the GSWD instruction. The I and D flags are internal to the CPU, and not visible directly visible to the programmer.
- The C and O flags serve a secondary purpose for the shift and rotate instructions. The SLLC, SARC, RLC and RRC use the C and O flags to store bits that get "shifted away." Also, the RLC and RRC instructions "shift in" the bits stored in C and O.
- The S flag takes on a special role also with the shift instructions. The SWAP, SLR, SAR, SARC and RRC instructions set the S flag based on bit 7 of the result, rather than bit 15.
Signal Pins
| Signal | Name | Direction | Purpose | Use on Intellivision |
|---|---|---|---|---|
| INTRM | INTerrupt Request, Masked. | Input | A high-to-low transition on this pin causes the CPU to take an interrupt if interrupts are enabled. If the signal transitions back to the "high" state prior to taking the interrupt, the CPU will ignore the interrupt. | Connects to the SR1 output pin on the STIC. The STIC signals VBlank Interrupt to the CP1610 on this pin, and the CP1610 jumps to the interrupt vector at $1004 after the next interruptible instruction. |
| INTR | INTerrupt Request. | Input | A high-to-low transition on this pin causes the CPU to take an interrupt, regardless of whether interrupts are enabled. | The Intellivision leaves this signal tied to +5v (deasserted). |
| BUSRQ | BUS ReQuest. | Input | A high-to-low transition on this pin requests that the CPU halt so that something else may access the bus. | Connects to the SR2 output pin on the STIC. The STIC signals the CP1610 on this pin at points during active display when it needs to access System RAM. The CP1610 halts after the next interruptible instruction, regardless of whether interrupts are enabled. |
| BUSAK | BUS AcKnowledge. | Output | Asserted (active-low output) when the CPU has yielded the bus. | Connects to the SST input pins on the System RAM and the GROM. The CP1610 acknowledges the STIC's bus request by signaling to the System RAM and GROM that it halted by request of the STIC. |
| MSYNC | Master SYNC. | Input | Asserting this signal (active low) resets the CPU and synchronizes it to its clocks. | Connects to the MSYNC output of the STIC. The STIC generates this signal shortly after powerup after the clock stabilizes, or whenever someone releases the reset button or asserts RESET on the cartridge port. |
| EBCA0 - EBCA3 | External Branch Condition Address. | Output | The four outputs EBCA0 through EBCA3, along with the single input ECBI provide a mechanism for external hardware to generate branch control inputs to the CPU. The BEXT instruction includes a 4-bit field that the CP1610 asserts on EBCA0 - EBCA3. External hardware then asserts a 0 or 1 on EBCI to indicate whether to take the branch. This allows up to 16 different branch conditions to be asserted to the CPU. | These pins are not connected in the Intellivision, so the BEXT instruction is typically never used. |
| EBCI | External Branch Condition Input. | Input | ||
| TCI | Terminate Current Interrupt. | Output | TCI is both an instruction as well as a pin on the device. The TCI instruction pulses the TCI pin on the CP1610. | The Intellivision leaves this signal unconnected, and so the TCI instruction is effectively a NOP. |
| PCIT | Program Counter Inhibit/Trap. | Bidirectional. | External hardware can prevent the CPU from incrementing the program counter by asserting this signal. The SIN instruction generates a pulse on this line. | The Intellivision leaves this signal tied to +5v (deasserted) through a resistor. |
| STPST | SToP-STart. | Input | Stops or starts the execution of the CPU whenever it sees a high-to-low transition. Can restart the CPU after a HLT instruction. | The Intellivision leaves this signal tied to +5v. |
| HALT | HALTed. | Output | Indicates the CPU halted, either due to STPST or a HLT instruction. | The Intellivision leaves this signal unconnected. |
| BDRDY | Bus Data ReaDY. | Input | When deasserted, it causes the CPU to wait for data to become available on the bus, effectively inserting wait states. | The Intellivision leaves this signal unconnected, and thus has no notion of wait states. |
Interruptibility
Each CP1610 opcode is considered either "interruptible" or "not interruptible". The interruptibility of an opcode determines whether or not the CP1610 checks the status of INTRM and BUSRQ after executing that instruction, and prior to executing the next. The CP1610 will check for an interrupt request signaled via INTRM only if both the Interrupt Enable Flag flag is set and previous instruction was an interruptible instruction. It is important to understand that the Interrupt Enable Flag and the interruptibility of each opcode are completely separate functions and both work together to control when the CP1610 accepts interrupts on the INTRM line. For more information on interrupts, see the VBlank Interrupt topic.
Similarly, the STIC only asserts BUSRQ to the CP1610 for 114 CP1610 clock cycles (on NTSC systems). The Interrupt Enable Flag does not affect the CPU's ability to respond to this bus request. Non-interruptible instructions, however, do. Thus, if a program contains an extended sequence of non-interruptible instructions, the CPU will not halt in time for the System RAM to prepare the next row of display cards. Instead, the machine will duplicate the previous row and push the rest of the display down. It appears that the CPU must halt within about 57 cycles of
BUSRQ first being asserted in order to prevent display glitches.
Registers
There are eight 16-bit registers available in the CP1610, labelled R0-R7.
| Register Name | Description | |
|---|---|---|
| R0 | General Purpose. | |
| R1 | General Purpose. | |
| R2 | General Purpose. | |
| R3 | General Purpose. | |
| R4 | General Purpose. Auto-increments on indirect reads and writes. | |
| R5 | General Purpose. Auto-increments on indirect reads and writes. | |
| R6 | SP | Stack Pointer. Auto-increments on indirect reads. Auto-decrements on indirect writes. |
| R7 | PC | Program Counter. Auto-increments on indirect reads and writes. |
The names "SP" and "PC" are assembler aliases for "R6" and "R7," respectively. They may be used interchangeably.
Addressing Modes
The CP1610 supports several addressing modes. Click on any of the addressing modes below for more information.
| Implied | The opcode's inputs or outputs are implied by the opcode itself. |
| Register | The value to be read or written is contained in one or more registers. No memory access are required to execute Register-mode opcodes. |
| Direct | The address of the value to be read or written is specified by the value immediately following the address of the opcode. |
| Immediate | The address of the value to be read or written is the address immediately following the opcode. Note that immediate mode addressing is really just Indirect addressing using the R7 register. |
| Indirect | The address of the value to be read or written is contained in one of the registers. |
| Stack | This Indirect Mode through R6, the stack pointer. |
Instruction Set
Below is a detailed breakdown of all the opcodes available as a part of the CP1610 instruction set. Click on each opcode for more information. Also, you might look at the original GI Instruction Set Reference, which is a handy (if occasionally incomplete or inaccurate) guide.
| Range | Instruction | Mnemonic(s) | Cycles | Interruptible | Input Flags | Output Flags | |||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| S | Z | O | C | D | S | Z | O | C | I | D | |||||
| $0000 | Halt | HLT | NA | No | |||||||||||
| $0001 | Set Double Byte Data | SDBD | 4 | No | D | ||||||||||
| $0002 | Enable Interrupt System | EIS | 4 | No | I | ||||||||||
| $0003 | Disable Interrupt System | DIS | 4 | No | I | ||||||||||
| $0004 | Jump | J | 12 | Yes | |||||||||||
| JE | 12 | Yes | I | ||||||||||||
| JD | 12 | Yes | I | ||||||||||||
| JSR | 12 | Yes | |||||||||||||
| JSRE | 12 | Yes | I | ||||||||||||
| JSRD | 12 | Yes | I | ||||||||||||
| $0005 | Terminate Current Interrupt | TCI | 4 | No | |||||||||||
| $0006 | Clear Carry | CLRC | 4 | No | C | ||||||||||
| $0007 | Set Carry | SETC | 4 | No | C | ||||||||||
| $0008-$000F | Increment Register | INCR | 6 | Yes | S | Z | |||||||||
| $0010-$0017 | Decrement Register | DECR | 6 | Yes | S | Z | |||||||||
| $0018-$001F | Complement Register | COMR | 6 | Yes | S | Z | |||||||||
| $0020-$0027 | Negate Register | NEGR | 6 | Yes | S | Z | O | C | |||||||
| $0028-$002F | Add Carry to Register | ADCR | 6 | Yes | C | S | Z | O | C | ||||||
| $0030-$0033 | Get the Status Word | GSWD | 6 | Yes | S | Z | O | C | |||||||
| $0034-$0035 | No Operation | NOP | 6 | Yes | |||||||||||
| $0036-$0037 | Software Interrupt | SIN | 6 | Yes | |||||||||||
| $0038-$003F | Return Status Word | RSWD | 6 | Yes | S | Z | O | C | |||||||
| $0040-$0047 | Swap Bytes | SWAP | 6/8 | No | S | Z | |||||||||
| $0048-$004F | Shift Logical Left | SLL | 6/8 | No | S | Z | |||||||||
| $0050-$0057 | Rotate Left through Carry | RLC | 6/8 | No | O | C | S | Z | O | C | |||||
| $0058-$005F | Shift Logical Left through Carry | SLLC | 6/8 | No | O | C | S | Z | O | C | |||||
| $0060-$0067 | Shift Logical Right | SLR | 6/8 | No | S | Z | |||||||||
| $0068-$006F | Shift Arithmetic Right | SAR | 6/8 | No | S | Z | |||||||||
| $0070-$0077 | Rotate Right through Carry | RRC | 6/8 | No | O | C | S | Z | O | C | |||||
| $0078-$007F | Shift Arithmetic Right through Carry | SARC | 6/8 | No | O | C | S | Z | O | C | |||||
| $0080-$00BF | Move Register | MOVR | 6/7 | Yes | S | Z | |||||||||
| $00C0-$00FF | Add Registers | ADDR | 6 | Yes | S | Z | O | C | |||||||
| $0100-$013F | Subtract Registers | SUBR | 6 | Yes | S | Z | O | C | |||||||
| $0140-$017F | Compare Registers | CMPR | 6 | Yes | S | Z | O | C | |||||||
| $0180-$01BF | And Registers | ANDR | 6 | Yes | S | Z | |||||||||
| $01C0-$01FF | Xor Registers | XORR | 6 | Yes | S | Z | |||||||||
| $0200-$023F | Branch | B | 9 | Yes | |||||||||||
| BC | 7/9 | Yes | C | ||||||||||||
| BOV | 7/9 | Yes | O | ||||||||||||
| BPL | 7/9 | Yes | S | ||||||||||||
| BEQ | 7/9 | Yes | Z | ||||||||||||
| BLT | 7/9 | Yes | S | O | |||||||||||
| BLE | 7/9 | Yes | S | Z | O | ||||||||||
| BUSC | 7/9 | Yes | S | C | |||||||||||
| NOPP | 7 | Yes | |||||||||||||
| BNC | 7/9 | Yes | C | ||||||||||||
| BNOV | 7/9 | Yes | O | ||||||||||||
| BMI | 7/9 | Yes | S | ||||||||||||
| BNEQ | 7/9 | Yes | Z | ||||||||||||
| BGE | 7/9 | Yes | S | O | |||||||||||
| BGT | 7/9 | Yes | S | Z | O | ||||||||||
| BESC | 7/9 | Yes | S | C | |||||||||||
| BEXT | 7/9 | Yes | |||||||||||||
| $0240-$0247 | Move Out | MVO | 11 | No | |||||||||||
| $0248-$026F | Move Out Indirect | MVO@ | 9 | No | D | ||||||||||
| $0270-$027F | Move Out Immediate | MVOI | 9 | No | D | ||||||||||
| $0280-$0287 | Move In | MVI | 10 | Yes | |||||||||||
| $0288-$02AF | Move In Indirect | MVI@ | 8/10/11 | Yes | D | ||||||||||
| $02B0-$02BF | Move In Immediate | MVII | 8/10 | Yes | D | ||||||||||
| $02C0-$02C7 | Add | ADD | 10 | Yes | S | Z | O | C | |||||||
| $02C8-$02EF | Add Indirect | ADD@ | 8/10/11 | Yes | D | S | Z | O | C | ||||||
| $02F0-$02FF | Add Immediate | ADDI | 8/10 | Yes | D | S | Z | O | C | ||||||
| $0300-$0307 | Subtract | SUB | 10 | Yes | S | Z | O | C | |||||||
| $0308-$032F | Subtract Indirect | SUB@ | 8/10/11 | Yes | D | S | Z | O | C | ||||||
| $0330-$033F | Subtract Immediate | SUBI | 8/10 | Yes | D | S | Z | O | C | ||||||
| $0340-$0347 | Compare | CMP | 10 | Yes | S | Z | O | C | |||||||
| $0348-$036F | Compare Indirect | CMP@ | 8/10/11 | Yes | D | S | Z | O | C | ||||||
| $0370-$037F | Compare Immediate | CMPI | 8/10 | Yes | D | S | Z | O | C | ||||||
| $0380-$0387 | And | AND | 10 | Yes | S | Z | |||||||||
| $0388-$03AF | And Indirect | AND@ | 8/10/11 | Yes | D | S | Z | ||||||||
| $03B0-$03BF | And Immediate | ANDI | 8/10 | Yes | D | S | Z | ||||||||
| $03C0-$03C7 | Xor | XOR | 10 | Yes | S | Z | |||||||||
| $03C8-$03EF | Xor Indirect | XOR@ | 8/10/11 | Yes | D | S | Z | ||||||||
| $03F0-$03FF | Xor Immediate | XORI | 8/10 | Yes | D | S | Z | ||||||||
