Difference between revisions of "HLT"
m |
m (Protected "HLT" ([edit=autoconfirmed] (indefinite) [move=autoconfirmed] (indefinite))) |
||
(5 intermediate revisions by 2 users not shown) | |||
Line 6: | Line 6: | ||
<tr><td>Interruptible</td><td>No</td></tr> | <tr><td>Interruptible</td><td>No</td></tr> | ||
<tr><td>Opcode Range</td><td>$0000</td></tr> | <tr><td>Opcode Range</td><td>$0000</td></tr> | ||
+ | <tr><td>Input Flags</td><td>None</td></tr> | ||
+ | <tr><td>Output Flags</td><td>None</td></tr> | ||
+ | <tr><td>Addressing Mode</td><td>[[Implied Mode|Implied]]</td></tr> | ||
</table><br/> | </table><br/> | ||
− | The Halt (HLT) instruction halts the | + | The Halt (HLT) instruction halts the [[CP1610]]. The CPU asserts its HALT output, and performs no further processing once it executes this instruction. The CPU ignores interrupts as well until the CPU is reset, or unhalted by a negative pulse on STPST. HLT is mainly useful for debugging.<br/><br/> |
+ | A pulse on the STPST input will restart a halted CPU. On the Intellivision, this is mostly irrelevant as STPST tied to a fixed value. The CPU is socketed, however, so one could modify their Intellivision in order to make this useful, say with a "debugging support" daughtercard. |
Latest revision as of 08:27, 4 December 2010
Instruction Name | Halt |
Mnemonic | HLT |
CP1610 Clock Cycles | Infinity |
Interruptible | No |
Opcode Range | $0000 |
Input Flags | None |
Output Flags | None |
Addressing Mode | Implied |
The Halt (HLT) instruction halts the CP1610. The CPU asserts its HALT output, and performs no further processing once it executes this instruction. The CPU ignores interrupts as well until the CPU is reset, or unhalted by a negative pulse on STPST. HLT is mainly useful for debugging.
A pulse on the STPST input will restart a halted CPU. On the Intellivision, this is mostly irrelevant as STPST tied to a fixed value. The CPU is socketed, however, so one could modify their Intellivision in order to make this useful, say with a "debugging support" daughtercard.